Repository logo
 
Publication

Trading Between Intra- and Inter-Task Cache Interference to Improve Schedulability

2018Conference object Restricted access
Simple item page
dc.contributor.authorAftab Rashid, Syed
dc.contributor.authorNelissen, Geoffrey
dc.contributor.authorTovar, Eduardo
dc.date.accessioned2018-11-29T10:36:13Z
dc.date.embargo2119
dc.date.issued2018
dc.description.abstractCaches help reduce the average execution time of tasks due to their fast operational speeds. However, caches may also severely degrade the timing predictability of the system due to intra- and inter-task cache interference. Intra-task cache interference occurs if the memory footprint of a task is larger than the allocated cache space or when two memory entries of that task are mapped to the same space in cache. Inter-task cache interference occurs when memory entries of two or more distinct tasks use the same cache space. State-of-the-art analysis focusing on bounding cache interference or reducing it by means of partitioning and by optimizing task layout in memory either focus on intra- or inter-task cache interference and do not exploit the fact that both intra- and inter-task cache interference can be interrelated. In this work, we show how one can model intra- and inter-task cache interference in a way that allows balancing their respective contribution to tasks worst-case response times. Since the placement of tasks in memory and their respective cache footprint determine the intra- and inter-task interference that tasks may suffer, we propose a technique based on cache coloring to improve task set schedulability. Experimental evaluations performed using Mälardalen benchmarks show that our approach results in up to 13% higher task set schedulability than state-of-the-art approaches.pt_PT
dc.description.versioninfo:eu-repo/semantics/publishedVersionpt_PT
dc.identifier.doi10.1145/3273905.3273924pt_PT
dc.identifier.isbn978-1-4503-6463-8
dc.identifier.urihttp://hdl.handle.net/10400.22/12300
dc.language.isoengpt_PT
dc.peerreviewedyespt_PT
dc.publisherAssociation for Computing Machinerypt_PT
dc.relation.publisherversionhttps://dl.acm.org/citation.cfm?id=3273924pt_PT
dc.titleTrading Between Intra- and Inter-Task Cache Interference to Improve Schedulabilitypt_PT
dc.typeconference object
dspace.entity.typePublication
oaire.citation.conferencePlacePoitiers, Francept_PT
oaire.citation.endPage136pt_PT
oaire.citation.startPage125pt_PT
oaire.citation.title26th International Conference on Real-Time Networks and Systems (RTNS 2018)pt_PT
person.familyNameTovar
person.givenNameEduardo
person.identifier.ciencia-id6017-8881-11E8
person.identifier.orcid0000-0001-8979-3876
person.identifier.scopus-author-id7006312557
rcaap.rightsrestrictedAccesspt_PT
rcaap.typeconferenceObjectpt_PT
relation.isAuthorOfPublication80b63d8a-2e6d-484e-af3c-55849d0cb65e
relation.isAuthorOfPublication.latestForDiscovery80b63d8a-2e6d-484e-af3c-55849d0cb65e

Files

Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
COM1_CISTER_2018_rashid.pdf
Size:
780.7 KB
Format:
Adobe Portable Document Format
Download

Collections

ISEP – CISTER – Comunicações em eventos científicos