Logo do repositório
 
A carregar...
Miniatura
Publicação

Hardware/Software Implementation Factors Influencing Ethernet Latency

Utilize este identificador para referenciar este registo.
Nome:Descrição:Tamanho:Formato: 
COM3_CISTER_2018.pdf362.89 KBAdobe PDF Ver/Abrir

Orientador(es)

Resumo(s)

Minimum Cycle Time is a common performance indicator adopted to compare Real-Time Ethernet protocols. Though serving its purpose, Minimum Cycle Time excludes the delays inside the sending and receiving nodes, so it is insufficient to estimate the end-to-end latency. In this work, we describe some implementation possibilities of an Ethernet node in a System-on-Chip and present measurements of the delay to send/receive packets from/to the application layer. We chose different points in the software to make the measurement, so the results cover more use-cases. We found the Ethernet Lite Media Access Controller (MAC) to be faster than the hard MAC (GEM) and the Lightweight IP stack to add less than 2.2 μs. Finally, we show how a hardware accelerator can reduce the delay of high-priority packets by 1.4 μs.

Descrição

Palavras-chave

Access protocols IP networks Local area networks Synchronisation System-on-chip

Contexto Educativo

Citação

Projetos de investigação

Unidades organizacionais

Fascículo

Editora

Institute of Electrical and Electronics Engineers

Licença CC

Métricas Alternativas