Repository logo
 
Publication

REVERT: Runtime Verification for Real-Time Systems

2016Conference object Restricted access
Simple item page
dc.contributor.authorKochanthara, Sangeeth
dc.contributor.authorNelissen, Geoffrey
dc.contributor.authorPereira, David
dc.contributor.authorPurandare, Rahul
dc.date.accessioned2017-02-02T15:02:20Z
dc.date.embargo2117
dc.date.issued2016
dc.descriptionWork in Progress Session, IEEE Real-Time Systems Symposium (RTSS 2016). 29, Nov to 2, Dec, 2016. Porto, Portugal.pt_PT
dc.description.abstractReal-time systems are becoming more complex and open, thus increasing their development and verification costs. Although several static verification tools have been proposed over the last decades, they suffer from scalability and precision problems. As a result, the tools fail to cover all the necessary safety properties for realistic real-time applications involving a large number of components and tasks. Runtime verification is a formal technique that verifies properties during system execution with the support of monitors. The monitors are generated from formal languages using correct-by-construction generation methods. Runtime verification can thus be used as a complement or replacement for static verification approaches. The current state-of-the-art tools either do not have notion of time, or suffer from the potential blowup of states at run-time. In this paper, we propose REVERT, a framework developed with a focus on the verification of functional and non-functional properties with timing constraints. The contribution of this work is twofold: (i) a domain-specific specification language allowing the definition of requirements for real-time applications; (ii) a novel mechanism to generate monitors, with state-space and time guarantees, capable of identifying and reacting to timing properties defined with the proposed specification language.pt_PT
dc.description.versioninfo:eu-repo/semantics/publishedVersionpt_PT
dc.identifier.doi10.1109/RTSS.2016.044pt_PT
dc.identifier.urihttp://hdl.handle.net/10400.22/9496
dc.language.isoengpt_PT
dc.publisherInstitute of Electrical and Electronics Engineerspt_PT
dc.relationEmbedded Multi-Core Systems for Mixed Criticality Applications in Dynamic and Changeable Real-Time Environments
dc.relation.ispartofseriesRTSS;2016
dc.relation.publisherversionhttp://ieeexplore.ieee.org/document/7809872/pt_PT
dc.subjectMonitoringpt_PT
dc.subjectAutomatapt_PT
dc.subjectReal-time systemspt_PT
dc.subjectTimingpt_PT
dc.subjectRuntimept_PT
dc.subjectJitterpt_PT
dc.subjectScalabilitypt_PT
dc.titleREVERT: Runtime Verification for Real-Time Systemspt_PT
dc.typeconference object
dspace.entity.typePublication
oaire.awardTitleEmbedded Multi-Core Systems for Mixed Criticality Applications in Dynamic and Changeable Real-Time Environments
oaire.awardURIinfo:eu-repo/grantAgreement/EC/FP7/621429/EU
oaire.citation.conferencePlace29, Nov to 2, Dec, 2016. Porto, Portugalpt_PT
oaire.citation.titleIEEE Real-Time Systems Symposiumpt_PT
oaire.fundingStreamFP7
project.funder.identifierhttp://doi.org/10.13039/501100008530
project.funder.nameEuropean Commission
rcaap.rightsclosedAccesspt_PT
rcaap.typeconferenceObjectpt_PT
relation.isProjectOfPublicationc05ca6d0-eb47-46e6-93ae-3218a8c9ee48
relation.isProjectOfPublication.latestForDiscoveryc05ca6d0-eb47-46e6-93ae-3218a8c9ee48

Files

Original bundle
Now showing 1 - 3 of 3
No Thumbnail Available
Name:
COM_CISTER_RTSS_2016.pdf
Size:
200.25 KB
Format:
Adobe Portable Document Format
Download
No Thumbnail Available
Name:
REVERT-_Runtime_Verification_for_Real_Time_Systems_AttachA (2).pdf
Size:
93.64 KB
Format:
Adobe Portable Document Format
Download
No Thumbnail Available
Name:
REVERT-_Runtime_Verification_for_Real_Time_Systems_AttachB.pdf
Size:
714.18 KB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

ISEP – CISTER – Comunicações em eventos científicos