On-line defragmentation for run-time partially reconfigurable FPGAs

Gericota, Manuel G.; Alves, Gustavo R.; Silva, Miguel L.; Ferreira, José M.

http://hdl.handle.net/10400.22/4641

Use this identifier to reference this record.

Name:	Description:	Size:	Format:
CAPL_ManuelGericota_2002_CIETI.pdf		7.16 MB	Adobe PDF	Download

Send Feedback

Authors

Abstract(s)

Dynamically reconfigurable systems have benefited from a new class of FPGAs recently introduced into the market, which allow partial and dynamic reconfiguration at run-time, enabling multiple independent functions from different applications to share the same device, swapping resources as needed. When the sequence of tasks to be performed is not predictable, resource allocation decisions have to be made on-line, fragmenting the FPGA logic space. A rearrangement may be necessary to get enough contiguous space to efficiently implement incoming functions, to avoid spreading their components and, as a result, degrading their performance. This paper presents a novel active replication mechanism for configurable logic blocks (CLBs), able to implement on-line rearrangements, defragmenting the available FPGA resources without disturbing those functions that are currently running.