AR2T: Implementing a Truly SRAM-based FPGA On-Line Concurrent Testing

Gericota, Manuel G.; Alves, Gustavo R.; Silva, Miguel L.; Ferreira, J. M. Martins

http://hdl.handle.net/10400.22/9723

Use this identifier to reference this record.

Name:	Description:	Size:	Format:
ART_GustavoAlves_DEE_2_2002.pdf		249.81 KB	Adobe PDF	Download

Send Feedback

Authors

Gericota, Manuel G.

Alves, Gustavo R.

Silva, Miguel L.

Ferreira, J. M. Martins

Abstract(s)

The new partial and dynamic reconfigurable features offered by new generations of SRAM-based FPGAs may be used to improve the dependability of reconfigurable hardware platforms through the implementation of on-line concurrent testing / fault-tolerance mechanisms. However, such mechanisms call for the development of new test strategies that do not interfere with the current system functionality. The AR2T (Active Replication and Release for Testing) technique is a set of procedures that enables the implementation of a truly non-intrusive structural on-line concurrent testing approach, detecting and avoiding permanent faults and correcting errors due to transient faults. The experimental results presented prove the effectiveness of these solutions. In relation to a previous technique proposed by the authors as part of the DRAFT FPGA concurrent test methodology, AR2T extends the range of circuits that can be replicated, by introducing a small replication aid block.