Publication
Mixed-criticality Scheduling with Dynamic Memory Bandwidth Regulation
| dc.contributor.author | Ali Awan, Muhammad | |
| dc.contributor.author | Bletsas, Konstantinos | |
| dc.contributor.author | Souto, Pedro | |
| dc.contributor.author | Åkesson, Benny | |
| dc.contributor.author | Tovar, Eduardo | |
| dc.date.accessioned | 2019-02-08T10:09:13Z | |
| dc.date.available | 2019-02-08T10:09:13Z | |
| dc.date.issued | 2018 | |
| dc.description.abstract | Mixed-criticality multicore system design must often provide both safety guarantees and high performance. Memory bandwidth regulation among different cores can be a useful tool for providing safety guarantees as it mitigates the interference when accessing main memory. The use of mode changes and system models such as those of Vestal can help provide both safety, for critical functions, and scheduling performance, by efficiently utilising the platform. In this work, we therefore combine per-core memory access regulation with the well established Vestal model and improve on the state-of-the-art in two respects. 1) we allow the memory access budgets of the cores to be dynamically adjusted, when the system undergoes a mode change, reflecting the different needs in each mode, for better schedulability. 2) we devise a memory-regulation-aware and stall-aware schedulability analysis for such systems, based on the well-known AMC-max technique. By comparison, the state-of-the-art did not offer the option of dynamic adjustment of core budgets, and only offered regulation-aware schedulability analysis based on AMC-rtb, which is inherently more pessimistic. As an additional contribution, 3) we consider different task assignment and bandwidth allocation heuristics, in experiments with synthetic task sets, to assess the improvement from using dynamic memory budgets and the new analysis. In our results, we have observed an improvement in schedulability ratio up to 9.1% over the state-of-the-art algorithm. | pt_PT |
| dc.description.version | info:eu-repo/semantics/publishedVersion | pt_PT |
| dc.identifier.doi | 10.1109/RTCSA.2018.00022 | pt_PT |
| dc.identifier.issn | 2325-1301 | |
| dc.identifier.uri | http://hdl.handle.net/10400.22/12869 | |
| dc.language.iso | eng | pt_PT |
| dc.peerreviewed | yes | pt_PT |
| dc.publisher | Institute of Electrical and Electronics Engineers | pt_PT |
| dc.relation | PReFECT, ref. POCI-01-0145-FEDER-029119 | pt_PT |
| dc.relation.publisherversion | https://ieeexplore.ieee.org/document/8607240 | pt_PT |
| dc.subject | Mixed-criticality | pt_PT |
| dc.subject | Dynamic memory bandwidth | pt_PT |
| dc.title | Mixed-criticality Scheduling with Dynamic Memory Bandwidth Regulation | pt_PT |
| dc.type | conference object | |
| dspace.entity.type | Publication | |
| oaire.citation.conferencePlace | Hakodate, Japan | pt_PT |
| oaire.citation.endPage | 117 | pt_PT |
| oaire.citation.startPage | 111 | pt_PT |
| oaire.citation.title | 2018 IEEE 24th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA) | pt_PT |
| person.familyName | Tovar | |
| person.givenName | Eduardo | |
| person.identifier.ciencia-id | 6017-8881-11E8 | |
| person.identifier.orcid | 0000-0001-8979-3876 | |
| person.identifier.scopus-author-id | 7006312557 | |
| rcaap.rights | openAccess | pt_PT |
| rcaap.type | conferenceObject | pt_PT |
| relation.isAuthorOfPublication | 80b63d8a-2e6d-484e-af3c-55849d0cb65e | |
| relation.isAuthorOfPublication.latestForDiscovery | 80b63d8a-2e6d-484e-af3c-55849d0cb65e |