Repository logo
 
Publication

Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements

dc.contributor.authorMinaeva, Anna
dc.contributor.authorÅkesson, Benny
dc.contributor.authorHanzálek, Zdeněk
dc.contributor.authorDasari, Dakshina
dc.date.accessioned2019-01-03T16:40:59Z
dc.date.embargo2119
dc.date.issued2018
dc.description.abstractThe complexity of embedded application design is increasing with growing user demands. In particular, automotive embedded systems are highly complex in nature, and their functionality is realized by a set of periodic tasks. These tasks may have hard real-time requirements and communicate over an interconnect. The problem is to efficiently co-schedule task execution on cores and message transmission on the interconnect so that timing constraints are satisfied. Contemporary works typically deal with zero-jitter scheduling, which results in lower resource utilization, but has lower memory requirements. This article focuses on jitter-constrained scheduling that puts constraints on the tasks jitter, increasing schedulability over zero-jitter scheduling. The contributions of this article are: 1) Integer Linear Programming and Satisfiability Modulo Theory model exploiting problem-specific information to reduce the formulations complexity to schedule small applications. 2) A heuristic approach, employing three levels of scheduling scaling to real-world use-cases with 10,000 tasks and messages. 3) An experimental evaluation of the proposed approaches on a case-study and on synthetic data sets showing the efficiency of both zero-jitter and jitter-constrained scheduling. It shows that up to 28 percent higher resource utilization can be achieved by having up to 10 times longer computation time with relaxed jitter requirements.pt_PT
dc.description.versioninfo:eu-repo/semantics/publishedVersionpt_PT
dc.identifier.doi10.1109/TC.2017.2722443pt_PT
dc.identifier.issn0018-9340
dc.identifier.urihttp://hdl.handle.net/10400.22/12508
dc.language.isoengpt_PT
dc.peerreviewedyespt_PT
dc.publisherInstitute of Electrical and Electronics Engineerspt_PT
dc.relation.publisherversionhttps://ieeexplore.ieee.org/document/7967685pt_PT
dc.subjectReal-time systemspt_PT
dc.subjectAutomotive systemspt_PT
dc.subjectResource schedulingpt_PT
dc.subjectJitter controlpt_PT
dc.subjectInteger linear programmingpt_PT
dc.subjectSatisfiability modulo theorypt_PT
dc.titleTime-Triggered Co-Scheduling of Computation and Communication with Jitter Requirementspt_PT
dc.typejournal article
dspace.entity.typePublication
oaire.citation.endPage129pt_PT
oaire.citation.issue1pt_PT
oaire.citation.startPage115pt_PT
oaire.citation.titleIEEE Transactions on Computerspt_PT
oaire.citation.volume67pt_PT
rcaap.rightsopenAccesspt_PT
rcaap.typearticlept_PT

Files

Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
ART_CISTER_2018.pdf
Size:
555.04 KB
Format:
Adobe Portable Document Format
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description: