Repository logo
 
Loading...
Thumbnail Image
Publication

A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-based FPGAs

Use this identifier to reference this record.
Name:Description:Size:Format: 
POST_GustavoAlves_DEE_4_2002.pdf86.37 KBAdobe PDF Download

Advisor(s)

Abstract(s)

This poster presents the first truly non-intrusive structural concurrent test approach, aimed to test partial and dynamically reconfigurable SRAM-based FPGAs without disturbing its operation. This is accomplished by using a new methodology to carry out the replication of active Configurable Logic Blocks (CLBs), i.e. CLBs that are part of an implemented function that is actually being used by the system, releasing it to be tested in a way that is completely transparent to the system.

Description

Keywords

FPGAs Configurable Logic Blocks (CLBs)

Citation

Research Projects

Organizational Units

Journal Issue