Logo do repositório
 
A carregar...
Miniatura
Publicação

A Novel Methodology for the Concurrent Test of Partial and Dynamically Reconfigurable SRAM-based FPGAs

Utilize este identificador para referenciar este registo.
Nome:Descrição:Tamanho:Formato: 
POST_GustavoAlves_DEE_4_2002.pdf86.37 KBAdobe PDF Ver/Abrir

Orientador(es)

Resumo(s)

This poster presents the first truly non-intrusive structural concurrent test approach, aimed to test partial and dynamically reconfigurable SRAM-based FPGAs without disturbing its operation. This is accomplished by using a new methodology to carry out the replication of active Configurable Logic Blocks (CLBs), i.e. CLBs that are part of an implemented function that is actually being used by the system, releasing it to be tested in a way that is completely transparent to the system.

Descrição

Palavras-chave

FPGAs Configurable Logic Blocks (CLBs)

Contexto Educativo

Citação

Projetos de investigação

Unidades organizacionais

Fascículo