A carregar...
Publicação
A system verification strategy based on the BST infrastructure
Orientador(es)
Resumo(s)
A good verification strategy should bring near the simulation and real functioning environments. In this paper we describe a system-level co-verification strategy that uses a common flow for functional simulation, timing simulation and functional debug. This last step requires using a BST infrastructure, now widely available on commercial devices, specially on FPGAs with medium/large pin-counts.
Descrição
Palavras-chave
Contexto Educativo
Citação
Editora
IEEE