Publication
A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems
| dc.contributor.author | Gomony, Manil Dev | |
| dc.contributor.author | Garside, Jamie | |
| dc.contributor.author | Åkesson, Benny | |
| dc.contributor.author | Audsley, Neil | |
| dc.contributor.author | Goossens, Kees | |
| dc.date.accessioned | 2016-12-22T14:53:53Z | |
| dc.date.embargo | 2115 | |
| dc.date.issued | 2017 | |
| dc.description.abstract | Embedded systems are increasingly based on multi-core platforms to accommodate a growing number of applications, some of which have real-time requirements. Resources, such as off-chip DRAM, are typically shared between the applications using memory interconnects with different arbitration polices to cater to diverse bandwidth and latency requirements. However, traditional centralized interconnects are not scalable as the number of clients increase. Similarly, current distributed interconnects either cannot satisfy the diverse requirements or have decoupled arbitration stages, resulting in larger area, power and worst-case latency. The four main contributions of this article are: 1) a Globally Arbitrated Memory Tree (GAMT) with a distributed architecture that scales well with the number of cores, 2) an RTL-level implementation that can be configured with five arbitration policies (three distinct and two as special cases), 3) the concept of mixed arbitration policies that allows the policy to be selected individually per core, and 4) a worst-case analysis for a mixed arbitration policy that combines TDM and FBSP arbitration. We compare the performance of GAMT with centralized implementations and show that it can run up to four times faster and have over 51% and 37% reduction in area and power consumption, respectively, for a given bandwidth. | pt_PT |
| dc.description.version | info:eu-repo/semantics/publishedVersion | pt_PT |
| dc.identifier.doi | 10.1109/TC.2016.2595581 | pt_PT |
| dc.identifier.issn | 0018-9340 | |
| dc.identifier.uri | http://hdl.handle.net/10400.22/8975 | |
| dc.language.iso | eng | pt_PT |
| dc.peerreviewed | yes | pt_PT |
| dc.publisher | Institute of Electrical and Electronics Engineers | pt_PT |
| dc.relation.ispartofseries | IEEE Transactions on Computers; Vol.66, Issue 2 | |
| dc.relation.publisherversion | http://ieeexplore.ieee.org/document/7523935/ | pt_PT |
| dc.subject | Real-time systems | pt_PT |
| dc.subject | Globally Arbitrated Memory Tree | pt_PT |
| dc.subject | Scalability | pt_PT |
| dc.subject | GAMT | pt_PT |
| dc.subject | Shared memory | pt_PT |
| dc.subject | Latency-rate Servers | pt_PT |
| dc.subject | Mixed-Time-Criticality | pt_PT |
| dc.title | A Globally Arbitrated Memory Tree for Mixed-Time-Criticality Systems | pt_PT |
| dc.type | journal article | |
| dspace.entity.type | Publication | |
| oaire.citation.endPage | 225 | pt_PT |
| oaire.citation.issue | 2 | pt_PT |
| oaire.citation.startPage | 212 | pt_PT |
| oaire.citation.title | IEEE Transactions on Computers | pt_PT |
| oaire.citation.volume | 66 | pt_PT |
| rcaap.rights | closedAccess | pt_PT |
| rcaap.type | article | pt_PT |