Cache-aware Schedulability Analysis of PREM Compliant Tasks

Rashid, Syed Aftab; Awan, Muhammad Ali; Souto, Pedro; Bletsas, Konstantinos; Tovar, Eduardo

http://hdl.handle.net/10400.22/20900

Utilize este identificador para referenciar este registo.

Nome:	Descrição:	Tamanho:	Formato:
ART_CISTER-TR-220101_2022.pdf		294.93 KB	Adobe PDF	Ver/Abrir

Contacte-nos

Autores

Rashid, Syed Aftab

Awan, Muhammad Ali

Souto, Pedro

Bletsas, Konstantinos

Tovar, Eduardo

Resumo(s)

The Predictable Execution Model (PREM) is useful for mitigating inter-core interference due to shared resources such as the main memory. However, it is cache-agnostic, which makes schedulabulity analysis pessimistic, via overestimation of prefetches and write-backs. In response, we present cache-aware schedulability analysis for PREM tasks on fixed-task-priority partitioned multicores, that bounds the number of cache prefetches and write-backs. Our approach identifies memory blocks loaded in the execution of a previous scheduling interval of each task, that remain in the cache until its next scheduling interval. Doing so, greatly reduces the estimated prefetches and write backs. In experimental evaluations, our analysis improves the schedulability of PREM tasks by up to 55 percentage points.