Publication
Integrity checking of 1149.4 extensions to 1149.1
| dc.contributor.author | Felgueiras, Carlos | |
| dc.contributor.author | Alves, Gustavo R. | |
| dc.contributor.author | Ferreira, José M. | |
| dc.date.accessioned | 2017-03-29T11:04:14Z | |
| dc.date.available | 2017-03-29T11:04:14Z | |
| dc.date.issued | 2006 | |
| dc.description.abstract | The IEEE 1149.4 Standard for a Mixed-Signal (MS) Test Bus proposes an extension to the well-accepted IEEE 1149.1 boundary-scan test architecture, with the objective of facilitating interconnect, parametric and internal testing of MS circuits. An Analog Test Access Port (ATAP) comprising two pins called AT1 and AT2, and an internal analog bus (AB) comprising two lines (AB1, AB2), enable analog test stimulae and responses to be routed to any pin possessing an Analog Boundary Module (ABMs replace the IEEE 1149.1 test cells in the case of analog pins). A Test Bus Interface Circuit (TBIC) comprising ten analog switches defines how the ATAP and the internal analog bus are (dis)connected, and the six analog switches in each ABM define what connections should be established between the pin, the core circuitry, and the internal analog bus. The large number of analog switches in the 1149.4 test architecture may raise concerns about their integrity, particularly when they are used frequently, as would be the case in an 1149.4-based MS debug strategy. This paper proposes a set of integrity check procedures that address only the 1149.4 extensions: ATAP, TBIC, AB lines, ABMs. | pt_PT |
| dc.description.version | info:eu-repo/semantics/publishedVersion | pt_PT |
| dc.identifier.uri | http://hdl.handle.net/10400.22/9744 | |
| dc.language.iso | eng | pt_PT |
| dc.relation.ispartofseries | DCIS2006; | |
| dc.subject | IEEE1149.4 | pt_PT |
| dc.subject | Integrity | pt_PT |
| dc.subject | Verification | pt_PT |
| dc.title | Integrity checking of 1149.4 extensions to 1149.1 | pt_PT |
| dc.type | journal article | |
| dspace.entity.type | Publication | |
| oaire.citation.conferencePlace | Barcelona, Espanha | pt_PT |
| oaire.citation.title | Proceedings of the XXI Conference on Design of Circuits and Integrated Systems (DCIS2006) | pt_PT |
| person.familyName | Felgueiras | |
| person.familyName | Alves | |
| person.givenName | Carlos | |
| person.givenName | Gustavo | |
| person.identifier | 150015 | |
| person.identifier.ciencia-id | F112-AE32-9279 | |
| person.identifier.ciencia-id | 4210-4DF2-5206 | |
| person.identifier.orcid | 0000-0002-4202-5551 | |
| person.identifier.orcid | 0000-0002-1244-8502 | |
| person.identifier.rid | I-7876-2014 | |
| person.identifier.scopus-author-id | 7006053908 | |
| rcaap.rights | openAccess | pt_PT |
| rcaap.type | article | pt_PT |
| relation.isAuthorOfPublication | 5caac062-e186-4a91-b76b-5a7ea3271b24 | |
| relation.isAuthorOfPublication | 01800568-7eaf-41d9-b78d-cf64f7c7381d | |
| relation.isAuthorOfPublication.latestForDiscovery | 5caac062-e186-4a91-b76b-5a7ea3271b24 |