Repository logo
 
Publication

Work-In-Progress: WCRT Analysis for the 3-Phase Task Model in Partitioned Scheduling

2020Conference object Restricted access
Simple item page
dc.contributor.authorArora, Jatin
dc.contributor.authorMaia, Cláudio
dc.contributor.authorRashid, Syed Aftab
dc.contributor.authorNelissen, Geoffrey
dc.contributor.authorTovar, Eduardo
dc.date.accessioned2021-04-21T09:25:32Z
dc.date.embargo2100
dc.date.issued2020
dc.description.abstractMulticore platforms are being increasingly adopted in Cyber-Physical Systems (CPS) due to their advantages over single-core processors, such as raw computing power and energy efficiency. Typically, multicore platforms use a shared system bus that connects the cores to the memory hierarchy (including caches and main memory). However, such hierarchy causes tasks running on different cores to compete for access to the shared system bus whenever data reads or writes need to be made. Such competition is problematic as it may cause large variations in the execution time of tasks in a non-deterministic way. This paper presents an analysis that allows one to derive bus contention-aware worst-case response-time of tasks that follow the 3-phase task model executing under partitioned scheduling.pt_PT
dc.description.versioninfo:eu-repo/semantics/publishedVersionpt_PT
dc.identifier.citationJ. Arora, C. Maia, S. A. Rashid, G. Nelissen and E. Tovar, "Work-In-Progress: WCRT Analysis for the 3-Phase Task Model in Partitioned Scheduling," 2020 IEEE Real-Time Systems Symposium (RTSS), Houston, TX, USA, 2020, pp. 407-410, doi: 10.1109/RTSS49844.2020.00050.pt_PT
dc.identifier.doi10.1109/RTSS49844.2020.00050pt_PT
dc.identifier.issn2576-3172
dc.identifier.urihttp://hdl.handle.net/10400.22/17846
dc.language.isoengpt_PT
dc.peerreviewedyespt_PT
dc.publisherInstitute of Electrical and Electronics Engineerspt_PT
dc.relationPReFECT, ref. POCI-01-0145-FEDER-029119pt_PT
dc.relation.publisherversionhttps://ieeexplore.ieee.org/document/9355505pt_PT
dc.subjectAnalytical modelspt_PT
dc.subjectProgram processorspt_PT
dc.subjectMulticore processingpt_PT
dc.subjectCyber-physical systemspt_PT
dc.subjectReal-time systemspt_PT
dc.subjectEnergy efficiencypt_PT
dc.subjectTask analysispt_PT
dc.titleWork-In-Progress: WCRT Analysis for the 3-Phase Task Model in Partitioned Schedulingpt_PT
dc.typeconference object
dspace.entity.typePublication
oaire.citation.conferencePlaceOnlinept_PT
oaire.citation.endPage410pt_PT
oaire.citation.startPage407pt_PT
oaire.citation.titleProceedings of the 41st IEEE Real-Time Systems Symposium (RTSS 2020)pt_PT
person.familyNameArora
person.familyNameMaia
person.familyNameTovar
person.givenNameJatin
person.givenNameCláudio Roberto Ribeiro
person.givenNameEduardo
person.identifier.ciencia-id8816-61C3-8763
person.identifier.ciencia-idEC13-23BF-2018
person.identifier.ciencia-id6017-8881-11E8
person.identifier.orcid0000-0001-6198-6852
person.identifier.orcid0000-0002-6567-4271
person.identifier.orcid0000-0001-8979-3876
person.identifier.scopus-author-id7006312557
rcaap.rightsclosedAccesspt_PT
rcaap.typeconferenceObjectpt_PT
relation.isAuthorOfPublication21bbedd3-1ba1-40a2-9ceb-42bbfd0abbee
relation.isAuthorOfPublication382626bf-f6e8-427b-b5fa-e470b5b0fb03
relation.isAuthorOfPublication80b63d8a-2e6d-484e-af3c-55849d0cb65e
relation.isAuthorOfPublication.latestForDiscovery21bbedd3-1ba1-40a2-9ceb-42bbfd0abbee

Files

Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
COM_CISTER_2020.pdf
Size:
686.35 KB
Format:
Adobe Portable Document Format
Download

Collections

ISEP – CISTER – Comunicações em eventos científicos