Repository logo
 
Publication

Comparing Admission Control Architectures for Real-Time Ethernet

2020Journal article Open access
Simple item page
dc.contributor.authorAlvarez, Ines
dc.contributor.authorMoutinho, Luis
dc.contributor.authorPedreiras, Paulo
dc.contributor.authorBujosa, Daniel
dc.contributor.authorProenza, Julian
dc.contributor.authorAlmeida, Luis
dc.date.accessioned2020-07-28T11:21:46Z
dc.date.available2020-07-28T11:21:46Z
dc.date.issued2020
dc.description.abstractIndustry 4.0 and Autonomous Driving are emerging resource-intensive distributed application domains that deal with open and evolving environments. These systems are subject to stringent resource, timing, and other non-functional constraints, as well as frequent reconfiguration. Thus, real-time behavior must not preclude operational flexibility. This combination is motivating ongoing efforts within the Time Sensitive Networking (TSN) standardization committee to define admission control mechanisms for Ethernet. Existing mechanisms in TSN, like those of AVB, its predecessor, follow a distributed architecture that favors scalability. Conversely, the new mechanisms envisaged for TSN (IEEE 802.1Qcc) follow a (partially) centralized architecture, favoring short reconfiguration latency. This paper shows the first quantitative comparison between distributed and centralized admission control architectures concerning reconfiguration latency. Here, we compare AVB against a dynamic real-time reconfigurable Ethernet technology with centralized management, namely HaRTES. Our experiments show a significantly lower latency using the centralized architecture. We also observe the dependence of the distributed architecture in the end nodes' performance and the benefit of having a protected channel for the admission control transactions.pt_PT
dc.description.sponsorshipThis work was supported in part by the Spanish Agencia Estatal de Investigación (AEI), in part by the Fondo Europeo de Desarrollo Regional (FEDER) [AEI/FEDER, Unión Europea (UE)] under Grant TEC2015-70313-R, in part by the European Regional Development Fund (FEDER) through the Operational Programme for Competitivity and the Internationalization of Portugal 2020 Partnership Agreement (PRODUTECH-SIF) under Grant POCI-01-0247-FEDER-024541, and in part by the Research Centre Instituto de Telecomunicações under Grant UID/EEA/50008/2013.pt_PT
dc.description.versioninfo:eu-repo/semantics/publishedVersionpt_PT
dc.identifier.doi10.1109/ACCESS.2020.2999817pt_PT
dc.identifier.issn2169-3536
dc.identifier.urihttp://hdl.handle.net/10400.22/16134
dc.language.isoengpt_PT
dc.peerreviewedyespt_PT
dc.publisherInstitute of Electrical and Electronics Engineerspt_PT
dc.relation.publisherversionhttps://ieeexplore.ieee.org/document/9107216pt_PT
dc.subjectEthernetpt_PT
dc.subjectTSNpt_PT
dc.subjectAVBpt_PT
dc.subjectHaRTESpt_PT
dc.subjectreal-time communicationpt_PT
dc.subjectdynamic reconfigurationpt_PT
dc.subjectadmission control protocolpt_PT
dc.titleComparing Admission Control Architectures for Real-Time Ethernetpt_PT
dc.typejournal article
dspace.entity.typePublication
oaire.citation.endPage105534pt_PT
oaire.citation.startPage105521pt_PT
oaire.citation.titleIEEE Accesspt_PT
oaire.citation.volume8pt_PT
person.familyNameAlmeida
person.givenNameLuis
person.identifierR-000-9S3
person.identifier.ciencia-id231E-8B52-E13F
person.identifier.orcid0000-0002-9544-3028
person.identifier.ridK-2054-2014
person.identifier.scopus-author-id35727555700
rcaap.rightsopenAccesspt_PT
rcaap.typearticlept_PT
relation.isAuthorOfPublication94ed54ee-f57a-4bdc-bbc2-125dd40f785c
relation.isAuthorOfPublication.latestForDiscovery94ed54ee-f57a-4bdc-bbc2-125dd40f785c

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
ART_CISTER_Lalmeida_2020.pdf
Size:
1.79 MB
Format:
Adobe Portable Document Format
Download

Collections

ISEP – CISTER – Artigos