Repository logo
 
Publication

Non-preemptive and SRP-based fullypreemptive scheduling of real-time Software Transactional Memory

2015Journal article Restricted access
Simple item page
dc.contributor.authorBarros, António
dc.contributor.authorPinho, Luís Miguel
dc.contributor.authorMeumeu Yomsi, Patrick
dc.date.accessioned2015-12-21T17:07:44Z
dc.date.available2015-12-21T17:07:44Z
dc.date.issued2015
dc.description.abstractRecent embedded processor architectures containing multiple heterogeneous cores and non-coherent caches renewed attention to the use of Software Transactional Memory (STM) as a building block for developing parallel applications. STM promises to ease concurrent and parallel software development, but relies on the possibility of abort conflicting transactions to maintain data consistency, which in turns affects the execution time of tasks carrying transactions. Because of this fact the timing behaviour of the task set may not be predictable, thus it is crucial to limit the execution time overheads resulting from aborts. In this paper we formalise a FIFO-based algorithm to order the sequence of commits of concurrent transactions. Then, we propose and evaluate two non-preemptive and one SRP-based fully-preemptive scheduling strategies, in order to avoid transaction starvation.pt_PT
dc.identifier.doi10.1016/j.sysarc.2015.07.008pt_PT
dc.identifier.urihttp://hdl.handle.net/10400.22/7209
dc.language.isoengpt_PT
dc.peerreviewedyespt_PT
dc.publisherElsevierpt_PT
dc.relationFCOMP-01–0124-FEDER-015006 (VIPCORE)pt_PT
dc.relationFCOMP-01–0124-FEDER-037281 (CISTER)pt_PT
dc.relationARTEMIS/0003/2012, JU grant nr. 333053 (CONCERTO)pt_PT
dc.relation.ispartofseriesJournal of Systems Architecture;Vol. 61, Issue 10
dc.relation.publisherversionhttp://www.sciencedirect.com/science/article/pii/S1383762115000788pt_PT
dc.subjectReal-time systemspt_PT
dc.subjectSynchronization mechanismspt_PT
dc.subjectSoftware Transactional Memorypt_PT
dc.subjectNon-preemptive schedulingpt_PT
dc.subjectStack Resource Protocolpt_PT
dc.subjectCache non-coherencypt_PT
dc.subjectMulti-core platformspt_PT
dc.subjectContention managementpt_PT
dc.titleNon-preemptive and SRP-based fullypreemptive scheduling of real-time Software Transactional Memorypt_PT
dc.typejournal article
dspace.entity.typePublication
oaire.citation.endPage566pt_PT
oaire.citation.issue10pt_PT
oaire.citation.startPage553pt_PT
oaire.citation.titleJournal of Systems Architecturept_PT
oaire.citation.volume61pt_PT
person.familyNamePinho
person.givenNameLuis Miguel
person.identifier.ciencia-id8112-2108-F3B2
person.identifier.orcid0000-0001-6888-1340
person.identifier.ridM-3416-2013
person.identifier.scopus-author-id6602594556
rcaap.rightsclosedAccesspt_PT
rcaap.typearticlept_PT
relation.isAuthorOfPublicationfd791145-af93-47d9-bbe8-647a326d2f39
relation.isAuthorOfPublication.latestForDiscoveryfd791145-af93-47d9-bbe8-647a326d2f39

Files

Original bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
ART_CISTER_2015.pdf
Size:
1.52 MB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
1.71 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

ISEP – CISTER – Artigos