Publication
Response time analysis of COTS-Based multicores considering the contention on the shared memory bus
| dc.contributor.author | Dasari, Dakshina | |
| dc.contributor.author | Andersson, Björn | |
| dc.contributor.author | Nélis, Vincent | |
| dc.contributor.author | Petters, Stefan M. | |
| dc.contributor.author | Easwaran, Arvind | |
| dc.contributor.author | Lee, Jinkyu | |
| dc.date.accessioned | 2014-02-06T14:55:27Z | |
| dc.date.available | 2014-02-06T14:55:27Z | |
| dc.date.issued | 2011 | |
| dc.description.abstract | The current industry trend is towards using Commercially available Off-The-Shelf (COTS) based multicores for developing real time embedded systems, as opposed to the usage of custom-made hardware. In typical implementation of such COTS-based multicores, multiple cores access the main memory via a shared bus. This often leads to contention on this shared channel, which results in an increase of the response time of the tasks. Analyzing this increased response time, considering the contention on the shared bus, is challenging on COTS-based systems mainly because bus arbitration protocols are often undocumented and the exact instants at which the shared bus is accessed by tasks are not explicitly controlled by the operating system scheduler; they are instead a result of cache misses. This paper makes three contributions towards analyzing tasks scheduled on COTS-based multicores. Firstly, we describe a method to model the memory access patterns of a task. Secondly, we apply this model to analyze the worst case response time for a set of tasks. Although the required parameters to obtain the request profile can be obtained by static analysis, we provide an alternative method to experimentally obtain them by using performance monitoring counters (PMCs). We also compare our work against an existing approach and show that our approach outperforms it by providing tighter upper-bound on the number of bus requests generated by a task. | por |
| dc.identifier.doi | 10.1109/TrustCom.2011.146 | pt_PT |
| dc.identifier.isbn | 978-1-4577-2135-9 | |
| dc.identifier.uri | http://hdl.handle.net/10400.22/3740 | |
| dc.language.iso | eng | por |
| dc.peerreviewed | yes | por |
| dc.publisher | IEEE | por |
| dc.relation.ispartofseries | Trust, Security and Privacy in Computing and Communications (TrustCom); | |
| dc.relation.publisherversion | http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6120939 | por |
| dc.title | Response time analysis of COTS-Based multicores considering the contention on the shared memory bus | por |
| dc.type | journal article | |
| dspace.entity.type | Publication | |
| oaire.citation.conferencePlace | Changsha | por |
| oaire.citation.endPage | 1075 | por |
| oaire.citation.startPage | 1068 | por |
| oaire.citation.title | IEEE 10th International Conference on Trust, Security ad Privacy in Computing and Communications (TrustCom) 2011 | por |
| rcaap.rights | closedAccess | por |
| rcaap.type | article | por |
Files
Original bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- ART_DakshinaDasari_2011_CISTER.pdf
- Size:
- 305.77 KB
- Format:
- Adobe Portable Document Format
License bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- license.txt
- Size:
- 1.71 KB
- Format:
- Item-specific license agreed upon to submission
- Description: