Awan, Muhammad AliSouto, PedroBletsas, KonstantinosÅkesson, BennyTovar, Eduardo2019-01-042019-01-0420182509-8195http://hdl.handle.net/10400.22/12541This artifact demonstrates the performance of the proposed worst-case memory stall analysis for a memory-regulated multicore with two memory controllers. The memory stall analysis is implemented in Java along with five different stall-cognisant bandwidth-to-core and task-to-core assignment heuristics. It evaluates the performance of these heuristics in terms of schedulability via experiments with synthetic task sets capturing different system characteristics. It also quantifies the cost in terms of extra stall for letting all cores benefit from the memory space offered by both controllers on the given multicore platform.engMultiple memory controllersMemory regulationMulticorejournal article10.4230/DARTS.4.2.5