Utilize este identificador para referenciar este registo: http://hdl.handle.net/10400.22/6816
Título: Logic-based schedulability analysis for compositional hard real-time embedded systems
Autor: Pedro, André
Pereira, David
Pinho, Luís Miguel
Pinto, Jorge Sousa
Palavras-chave: Temporal logic
Schedulability analysis
Hard Real-Time Systems
Embedded Systems
Data: Fev-2015
Editora: ACM
Relatório da Série N.º: ACM SIGBED Review;Vol. 12, Issue 1
Resumo: Over the past decades several approaches for schedulability analysis have been proposed for both uni-processor and multi-processor real-time systems. Although different techniques are employed, very little has been put forward in using formal specifications, with the consequent possibility for mis-interpretations or ambiguities in the problem statement. Using a logic based approach to schedulability analysis in the design of hard real-time systems eases the synthesis of correct-by-construction procedures for both static and dynamic verification processes. In this paper we propose a novel approach to schedulability analysis based on a timed temporal logic with time durations. Our approach subsumes classical methods for uni-processor scheduling analysis over compositional resource models by providing the developer with counter-examples, and by ruling out schedules that cause unsafe violations on the system. We also provide an example showing the effectiveness of our proposal.
Peer review: yes
URI: http://hdl.handle.net/10400.22/6816
DOI: 10.1145/2752801.2752808
Versão do Editor: http://dl.acm.org/citation.cfm?doid=2752801.2752808
Aparece nas colecções:ISEP – CISTER – Artigos

Ficheiros deste registo:
Ficheiro Descrição TamanhoFormato 
ART_CISTER_2015_matos_pedro.pdf1,06 MBAdobe PDFVer/Abrir    Acesso Restrito. Solicitar cópia ao autor!

FacebookTwitterDeliciousLinkedInDiggGoogle BookmarksMySpace
Formato BibTex MendeleyEndnote 

Todos os registos no repositório estão protegidos por leis de copyright, com todos os direitos reservados.