Utilize este identificador para referenciar este registo:
|Título:||An Enhanced WLAN Security System With FPGA Implementation for Multimedia Applications|
Mohd, Bassam J.
Balagani, Kiran S.
|Palavras-chave:||Field-programmable gate array (FPGA)|
Wireless local area network (WLAN)
WiFi protected access II (WPA2)
|Relatório da Série N.º:||IEEE Systems Journal;|
|Resumo:||Maintaining a high level of data security with a low impact on system performance is more challenging in wireless multimedia applications. Protocols that are used for wireless local area network (WLAN) security are known to significantly degrade performance. In this paper, we propose an enhanced security system for a WLAN. Our new design aims to decrease the processing delay and increase both the speed and throughput of the system, thereby making it more efficient for multimedia applications. Our design is based on the idea of offloading computationally intensive encryption and authentication services to the end systems’ CPUs. The security operations are performed by the hosts’ central processor (which is usually a powerful processor) before delivering the data to a wireless card (which usually has a low-performance processor). By adopting this design, we show that both the delay and the jitter are significantly reduced. At the access point, we improve the performance of network processing hardware for real-time cryptographic processing by using a specialized processor implemented with field-programmable gate array technology. Furthermore, we use enhanced techniques to implement the Counter (CTR) Mode with Cipher Block Chaining Message Authentication Code Protocol (CCMP) and the CTR protocol. Our experiments show that it requires timing in the range of 20–40 μs to perform data encryption and authentication on different end-host CPUs (e.g., Intel Core i5, i7, and AMD 6-Core) as compared with 10–50 ms when performed using the wireless card. Furthermore, when compared with the standard WiFi protected access II (WPA2), results show that our proposed security system improved the speed to up to 3.7 times.|
|Versão do Editor:||http://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=7104061|
|Aparece nas colecções:||ISEP – CISTER – Artigos|
Ficheiros deste registo:
|ART6_CISTER_2015.pdf||1,1 MB||Adobe PDF||Ver/Abrir Acesso Restrito. Solicitar cópia ao autor!|
Todos os registos no repositório estão protegidos por leis de copyright, com todos os direitos reservados.